

What is claimed is:

CLAIMS

1. A shallow trench isolation structure in a substrate, said shallow trench isolation structure comprising:

a trench in said substrate; and

a nitride liner recessed within said trench, such that an uppermost surface of said nitride liner is disposed below a transistor channel depth, said transistor channel depth representing a width of a transistor disposed in a well beside said shallow trench isolation structure.

2. A shallow trench isolation structure in a substrate as recited in claim 1, wherein said transistor is a P-FET transistor.

3. A shallow trench isolation structure in a substrate as recited in claim 1, wherein the uppermost surface of said nitride liner is disposed greater than 1000 angstroms below a top surface of said substrate.

4. A shallow trench isolation structure in a substrate as recited in claim 1, further comprising:

an oxide layer disposed within the trench, said oxide layer underlying said nitride liner; and

an oxide fill disposed above said nitride liner such that the nitride liner is encapsulated by the oxide fill and oxide layer.

Sub
ai

09000626 123097

5

10

15

20

9. A shallow trench isolator in a substrate as recited in claim 8, wherein the nitride
25 liner is recessed within said trench such that said uppermost surface of said nitride

~~depth, said channel depth being r
with a device disposed beside said~~

lators in a substrate
tor and said chan
trate, such that s
annel of said P-F

by trench isolator in a
above said nitride h
thin the trench. -

13. A method as recited in claim 12, further comprising:

25 depositing an oxide fill layer after said etching, such that said nitride liner is completely encapsulated between said oxide fill and said oxide layer.

14. A method as recited in claim 13, wherein the oxide fill layer is deposited above an uppermost surface of said nitride liner to substantially a top surface of said substrate.

5 15. A method as recited in claim 12, further comprising:

recessing said photoresist plug to a level deeper than said channel depth, said recessing being performed before said etching of said nitride liner.

10 16. A method as recited in claim 15, wherein said first level is substantially even with an upper surface of said photoresist plug after said recessing.

17. A method as recited in claim 13, wherein said deposition of said oxide fill is performed using a chemical vapor deposition process.

15 18. A method as recited in claim 15, wherein said recessing is performed using a downstream plasma etch process.

19. A method as recited in claim 12, wherein said etching is performed using an anisotropic etch process.

20

20. A method as recited in claim 19, wherein said anisotropic etch process is a plasma etch process.

21. A method for reducing hot carrier reliability problems in an integrated circuit device on a substrate, said device including a transistor having a channel, said
25 channel having a channel depth, and said device also including a shallow trench

09000626-123097

depositing a photoresist plug within said trench over said nitride liner;

etching said nitride liner to a second level, said second level being below said channel depth;

10 depositing an oxide fill layer such that said nitride liner is completely encapsulated between said oxide fill and said oxide layer.

22. The method of claim 21 wherein said second level is substantially even with an upper surface of said photoresist plug after said recessing.

15

23. A method for reducing hot carrier reliability problems in an integrated circuit device on a substrate having a pad nitride layer overlying an oxide layer overlying an upper surface of said substrate, said device including a transistor having a channel, said channel having a channel depth, and said device also including a

20 shallow trench isolation structure having a trench formed within said substrate, an oxide layer disposed within said trench, a nitride liner disposed within said trench above said oxide layer, said method comprising:

depositing a photoresist plug within said trench overlying said nitride liner;

etching said nitride liner to a level below said channel depth;

25 removing said photoresist plug;

5 removing said pad nitride layer overlying said upper surface of said substrate; and

Add 37

add
 C^3